# This Page Is Inserted by IFW Operations and is not a part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

# **PCT**

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



# INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup>: G11C 7/00, 11/34, 7/02

A1

(11) International Publication Number:

WO 97/12369

., ا

(43) International Publication Date:

3 April 1997 (03.04.97)

(21) International Application Number:

PCT/US96/15753

(22) International Filing Date:

30 September 1996 (30.09.96)

(30) Priority Data:

08/537,233

29 September 1995 (29.09.95) US

(71) Applicant (for all designated States except US): INTEL COR-PORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventors; and

- (75) Inventors/Applicants (for US only): JAVANIFARD, Jahanshir, J. [US/US]; 4115 Crondall Drive, Sacramento, CA 95864 (US). TEDROW, Kerry, D. [US/US]; 6120 Rich Hill Drive, Orangevale, CA 95662 (US). LIN, Jin-Lien [CN/US]; 3300 Capital Center Drive, No. 161, Rancho Cordova, CA 95670 (US). EVERETT, Jeffrey, J. [US/US]; 9200 Madison Avenue, No. 205, Orangevale, CA 95662 (US). ATWOOD, Gregory, E. [US/US]; 2495 Marsha Way, San Jose, CA 95125 (US).
- (74) Agents: DAVIS, William, Donald et al.; Blakely, Sokoloff, Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

(81) Designated States: AL, AM, AT, AT (Utility model), AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

#### **Published**


With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

#### (54) Title: VARIABLE STAGE CHARGE PUMP

#### (57) Abstract

A variable state charge pump (100) for a flash memory device is described. The variable state charge pump (100) includes a first charge pump (110) and a second charge pump (120). A first switch (130) couples an output of the first charge pump to the input of the second charge pump. A second switch (131) couples an input of the first charge pump to the input of the second charge pump. Thes first and second charge pumps are series-coupled to a common output node (150) when a first switch is in a first position and the second switch is in a second position, and wherein the first and second charge pumps are parallel-coupled to the common output node (150) when the first switch is in the second position and the second switch is in the first position.



## FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

| AM   | Armenia                  | GB | United Kingdom               | MW        | Malawi                   |
|------|--------------------------|----|------------------------------|-----------|--------------------------|
| AT   | Austria                  | GE | Georgia                      | MX        | Mexico                   |
| ΑU   | Australia                | GN | Guinea                       | NE        | Niger                    |
| BB   | Barbados                 | GR | Greece                       | NL        | Netherlands              |
| BE   | Belgium                  | HU | Hungary                      | NO        | Norway                   |
| BF   | Burkina Faso             | 1E | ireland                      | NZ        | New Zealand              |
| BG   | Bulgaria                 | ĪT | Italy                        | PL        | Poland                   |
| BJ   | Benin                    | JP | Japan                        | PT        | Portugal                 |
| BR   | Brazil                   | KE | Kenya                        | RO        | Romania                  |
| BY   | Belarus                  | KG | Kyrgystan                    | RU        | Russian Federation       |
| CA   | Canada                   | KP | Democratic People's Republic | SD        | Sudan                    |
| CF   | Central African Republic |    | of Korea                     | SE        | Sweden                   |
| CG   | Congo                    | KR | Republic of Korea            | SG        | Singapore                |
| СН   | Switzerland              | KZ | Kazakhstan                   | SI        | Slovenia                 |
| CI   | Côte d'Ivoire            | Li | Liechtenstein                | SK        | Slovakia                 |
| CM   | Cameroon                 | LK | Sri Lanka                    | SN        |                          |
| CN   | China                    | LR | Liberia                      | SZ        | Senegal<br>Swaziland     |
| CS   | Czechoslovakia           | LT | Lithuania                    | 7D        | •                        |
| CZ   | Czech Republic           | LU | Luxembourg                   |           | Chad                     |
| DE   | Germany                  | LV | Latvia                       | TG        | Togo                     |
| DK   | Denmark                  | MC | Monaco                       | <u>LT</u> | Tajikistan               |
| EE   | Estonia                  | MD |                              | TT        | Trinidad and Tobago      |
| ES   | Spain                    | MG | Republic of Moldova          | UA        | Ukraine                  |
| FI . | Finland                  |    | Madagascar                   | UG        | Uganda                   |
| FR   | •                        | ML | Mali                         | US        | United States of America |
|      | France                   | MN | Mongolia                     | UZ        | Uzbekistan               |
| GA   | Gabon                    | MR | Mauritania                   | VN        | Viet Nam                 |

-1-

## VARIABLE STAGE CHARGE PUMP

#### FIELD OF THE INVENTION

This invention relates to the field of charge pumps. More particularly, this invention relates to providing a charge pump having a variable number as opposed to a fixed number of stages according to charge pump power supply input levels and desired charge pump output levels.

#### BACKGROUND OF THE INVENTION

A current trend in the electronics industry is to reduce the power requirements of integrated circuitry. In order to reduce power consumption, integrated circuits are being designed to use lower voltage supply levels such as 3.3 volts instead of 5 volts, for example.

Many operations, however, require voltages greater than that provided by the lower voltage power supplies. For example, flash electrically-erasable programmable read only memory (flash EEPROM) requires approximately 12 volts for erase and programming operations.

Charge pump technology permits the generation of voltages having a magnitude greater than that of the power supply. Through the use of charge pump circuitry 12 volts can be generated from 3.3 volts by using one or more charge pump stages.

In the electronics field, the practitioner often needs to generate a number of voltages from one available power supply voltage. For example, computer memory circuitry might require one voltage for reading, another voltage for writing, and yet a third voltage for erasing the memory. Alternatively, different components of the computer system (such as different types of memory) may have power supply requirements that differ from each other and from the available power supply voltage.

Another factor to consider when designing integrated circuits is that even though a trend might indicate a general acceptance of a progression towards another power supply level, there may be an established base of circuitry that will not readily change. For example, although a current trend may be moving towards a 3.3 volt power supply

system, there may be an established base of hardware dependent upon a 5 volt power supply.

One prior art method used to generate multiple higher voltage levels from a single power supply voltage is to use a number of charge pump circuits each having a fixed number of stages. One disadvantage of this method is that each charge pump circuit requires a dedicated space in the integrated circuit. Another disadvantage is that the integrated circuit might not be able to be interchangeably used with both a 3.3 volt power supply and a 5 volt power supply without additional external circuitry. For example, a manufacturer might find it advantageous to provide a single flash memory product that could accommodate different power supplies.

Another prior art method used to generate multiple higher voltage levels from a single power supply voltage is to use one charge pump circuit that used a fixed number of stages to generate a voltage level. Other voltage levels are provided by using voltage divider networks in conjunction with the single charge pump. One disadvantage of this method is that power is wasted on the voltage divider networks. Another disadvantage is that the fixed stage method typically sacrifices performance at one power supply voltage to accommodate another power supply voltage.

#### SUMMARY AND OBJECTS OF THE INVENTION

A variable stage charge pump is described. The variable stage charge pump includes first and second charge pumps. A first switch couples an output of the first charge pump to an input of the second charge pump. A second switch couples an input of the first charge pump to the input of the second charge pump. The first and second charge pumps are series-coupled to a common output node when the first switch is in a first position and the second switch is in a second position. The first and second charge pumps are parallel-coupled to the common output node when the first switch is in the second position and the second switch is in the first position.

One object is to provide a charge pump that can accommodate different output levels for a given charge pump power supply input level.

Another object is to provide a charge pump that can accommodate a given output level for different charge pump power supply input levels.

Other objects, features, and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows below.

## BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements and in which:

Figure 1 illustrates a variable stage charge pump.

Figure 2 illustrates circuitry including variable stage charge pumps for supplying power to a flash memory array.

#### **DETAILED DESCRIPTION**

Figure 1 illustrates one embodiment of a variable stage charge pump. Variable stage charge pump 100 includes a number of "rungs" (e.g., 162, 164). These rungs are coupled between a common input bus (160) and common output node 150. Each rung includes a charge pump. For example, rung 162 includes charge pump 110 and rung 164 includes charge pump 120. Each charge pump includes one or more fixed stages. In Figure 1, the first charge pump (110) is made up of series-coupled charge pump stages 112 and 114. The second charge pump (120) is made up of series-coupled charge pump stages 122 and 124. A power supply voltage, V<sub>PP</sub>, provides the supply voltage to common input bus 160.

A first switch (130) controls whether the output of the first charge pump is provided as an input to the second charge pump. A second switch (131) is used to couple the input of the second charge pump to V<sub>PP</sub>. Switches 130 and 131 control whether charge pumps 110 and 120 are series-coupled or parallel-coupled. The variable stage charge

pump 100 may also be identified by the expression "X/Y stage pump". In such a case, the "X" refers to the number of rungs (and therefore the maximum number of fixed stage charge pumps) that may be coupled in series. The "Y" indicates the number of stages for each fixed stage charge pump. Thus "X times Y" indicates the maximum number of stages that can be coupled in series between the common input bus and the common output node. In this example there are 2 rungs. Each rung has a charge pump with 2 stages. Thus, variable stage charge pump 100 might also be referred to as a "2/2 stage pump". The 2/2 stage charge pump can couple all four stages in series or two series-coupled stages can be parallel coupled to the other two series-coupled stages.

There are four possible position combinations for switches 130 and 131 (two positions times two switches). The phrase "on" when referring to switches 130 and 131 means that the switches provide a current path. The phrase "off" when referring to switches 130 and 131 means that the switches are in an open-circuit state. In other words, the switches do not permit substantial current to flow through them. In one embodiment, switches 130 and 131 are implemented from metal oxide semiconductor field effect transistors (MOSFETs). In order to ensure that the greatest range of voltages can be passed by MOSFETs 130 and 131, V<sub>OUT</sub> from common node 150 is used as the control voltage to the MOSFET gates.

By choosing a different one of the four position combinations, the number of stages and the coupling of the charge pump stages to each other can be varied. The table below indicates the results of the four combinations:

TABLE 1

| Switch | Switch | Charge Pump | Charge Pump |
|--------|--------|-------------|-------------|
| 130    | 131    | 110 .       | 120         |
| OFF    | OFF    | ON          | OFF         |

-5-

| OFF | ON  | ON  | parailel-coupled<br>to charge pump<br>110 |
|-----|-----|-----|---|
| ON  | OFF | ON  | series-coupled<br>to charge pump<br>110   |
| ON  | ON  | N/A | N/A                                       |

From the above table, if both switches are off, charge pump 110 will be the only charge pump providing voltage to node 150. Thus, because charge pump 110 is a two stage charge pump, this configuration of switches 130 and 131 will effectively result in a two stage charge pump. This configuration might be used in a power saving mode if charge pump 100 is otherwise providing sufficient current and voltage output levels.

If switch 130 is off and switch 131 is on, charge pump 120 will be coupled so that charge pumps 110 and 120 are coupled in parallel to common output node 150. Because both 110 and 120 are two stage charge pumps, this means that charge pump 100 will effectively be a four stage charge pump having two sets of two stages coupled in parallel. In this configuration, charge pump 100 will provide approximately the same output voltage at node 150. Because 110 and 120 are parallel-coupled, charge pump 100 will be able to provide approximately twice the amount of current as was the case when only charge pump 110 was operating.

If switch 130 is on and switch 131 is off, charge pump 120 will be coupled so that charge pumps 110 and 120 are series-coupled. In other words, the input voltage for charge pump 120 will be provided from the output of charge pump 110. Because both 110 and 120 are two stage charge pumps, this means that charge pump 100 will effectively be a four stage charge pump with all four stages serially coupled. In this configuration, charge pump 100 will provide approximately twice the output voltage at node 150 as the previous two cases. However, charge pump 100 might only be able to provide approximately 1/2 the current

-6-

as was the case when charge pumps 110 and 120 were parallel-coupled.

Table 1 indicates an "N/A" for the fourth configuration. "N/A" indicates that this configuration is not applicable because it should not be used. If both switches are on, the first charge pump will be shorted out because its output is coupled to its input and the supply voltage. Such operation may be harmful to the charge pump circuitry in this embodiment and should be avoided.

Figure 1 also illustrates n-channel MOSFETs 140 and 142. Transistors 140 and 142 are connected in diode fashion between the outputs of charge pumps 110 and 120, respectively, and output node 150. This prevents the charge pumps from shorting each other out when series-coupled. For example, if switch 130 is on and switch 131 is off, charge pump 120 would be shorted out without diode-connected transistor 140. If transistor 140 were not in place, node 144 would be connected to node 150. Node 144 would also be connected to the input of charge pump 120. Because the output of 120 is coupled to node 150, this would result in the output of charge pump 120 being coupled to the input of charge pump 120. Such a configuration would render charge pump 120 inoperative and thus the series-coupled configuration could not otherwise be obtained.

With transistor 140 in place, if the voltage at node 150 is greater than the voltage at node 144, no current can flow through transistor 140. This is the situation when the charge pumps are series-coupled. When charge pumps 110 and 120 are series-coupled, the voltage at node 146 will be greater than the voltage at node 144. If the voltage at node 146 exceeds the voltage at node 150 by the threshold voltage of transistor 142, transistor 142 will conduct to provide the voltage available at node 146 to node 150 (less the threshold voltage of transistor 142). As long as the voltage at node 144 less the threshold voltage of transistor 140 does not exceed the current voltage on node 150, transistor 140 will not conduct and will thus ensure stability of the series-coupled configuration for the charge pumps.

-7-

Using low threshold voltage MOSFETs, helps to reduce the voltage drop across transistors 140 and 142 and thus a higher percentage of the voltage supplied by the charge pump stages will reach output node 150. Typical Threshold voltages for low threshold voltage MOSFETs are usually less than 1 volt and typically range from 0.4 to 0.7 volts.

In one alternative embodiment, charge pump 100 is a negative charge pump providing voltages less than zero from V<sub>PP</sub>. In such a case pump stages 112, 114, 122, and 124 are negative charge pumps. V<sub>PP</sub> might be system ground. In order to function properly, transistors 140 and 142 are p-channel MOSFETs in this embodiment.

In another alternative embodiment, the variable stage charge pump might be constructed with n rungs of charge pumps, each charge pump having y stages. Thus the variable stage pump is an "n/y" stage pump according to the definition above. By selecting an appropriate subset of the first and second switches, the n charge pumps may be divided into m sets of p charge pumps. Each set is now an "p/y" variable stage charge pump. Now a variety of combinations can be achieved because the sets may be series- or parallel-coupled. Furthermore, the rungs within each set may be series- or parallel-coupled. For example, assume a variable stage charge pump having 12 rungs. Each rung includes one fixed stage charge pump. Each fixed stage charge pump includes 2 series-coupled stages. This is a 12/2 stage pump. Thus 12 pumps having two stages may be parallel-coupled, or all 24 stages may be series-coupled.

The 12 rungs may be grouped, however, into 4 sets of three rungs. Thus each set is a 3/2 stage pump. This means that within the defined set there are two possible combinations. Either all six stages may be coupled in series or three sets of two stages may be coupled in parallel. Furthermore, the four sets may be parallel-coupled or series-coupled. The various combinations may be more easily seen using symbolic nomenclature. The nomenclature "S" and "P" indicates whether the rungs within each set are coupled in series or parallel. The symbols "\" and "-" indicate a parallel or a series coupling, respectively.

-8-

Thus seven other possible combinations using these sets are S|S|S|S, P|P|P|P, S-S-S, and P-P-P-P, S-P-P-P, S-S-P-P, and S-S-S-P. Two of the combinations (i.e., P|P|P|P, S-S-S-S) are redundant with the combinations achievable without the step of dividing the rungs into sets. This example, however, illustrates how at least five additional power supply configurations can be achieved by individually controlling subsets of rungs.

In addition to these various configurations, a subset of all the rungs can be selected to provide power. In other words, by deselecting rungs using the appropriate associated second switches (i.e., switching them off), less than all the rungs can be used in the variable stage charge pump. This might be used to conserve power instead of utilizing all the stages and a voltage or current divider for the powered circuitry (e.g., memory circuitry). Voltage and current dividers tend to consume power and should be eliminated, if possible, in order to conserve power.

The definition of the naming convention of "X/Y" now changes slightly. Previously "X" meant the total number of rungs and each rung was treated as a fixed stage charge pump. Now, however, it is evident that by reconfiguring sets of rungs - each set is in essence a fixed stage charge pump. Therefore, "X/Y" now means X parallel coupled sets of charge pumps, each charge pump in the parallel-coupled set having Y serially-coupled stages.

Designing the variable stage charge pump with an appropriate number of stages permits a charge pump circuit that can provide the proper voltages for the memory circuitry irrespective of the available power supply voltage. For example, if 6 and 12 volt supplies are required from the variable stage charge pump, the designer can provide a control to the switches that will switch stages in and out, or change the coupling of the stages to ensure the appropriate output voltage from the variable stage charge pump regardless of the input voltage. The control for the switches would be a function of the available power supply voltage. V<sub>PP</sub>, and the desired variable stage charge pump output voltage. Typically the voltage provided by the variable stage charge pump should be greater than the voltage required by the circuitry to be

powered because some losses might occur if the output of the variable stage charge pump is regulated.

In one embodiment, a variable stage charge pump might be used to provide the various voltage levels required by a flash memory array. A flash memory array is made of up memory cells including floating gate field effect transistor devices. These transistors can be programmed by changing the charge stored on a floating gate, and the condition (programmed or erased) may be detected by interrogating the cells. Different voltage requirements are needed by the flash memory cells for the different operational modes. A variable stage charge pump (or pumps) might provide the appropriate supply voltages for each mode of operation of the flash memory array. These modes include reading, programming, and erasing.

Typically a flash memory array is subdivided into blocks and the erase mode will erase one or more blocks of memory cells. The flash memory cell is erased by removing excess charge from the floating gate. The conventional method of erasing all the cells in a block of flash memory requires the application of 12 volts to the source terminals of all of the memory cells in the block while the drain terminals are left floating and the gate terminals are grounded.

Flash memory cells are programmed by placing excess charge on the floating gate to increase the threshold voltage of the flash memory cell. Programming is typically achieved by applying approximately 11-12 volts to the gate, 6-7 volts to the drain, and grounding the source terminal so that electrons are placed on the floating gate by hot electron injection.

Flash memory cells are read by applying a fixed voltage to the gate of the flash memory cell in order to determine whether the flash memory cell is in an erased or a programmed state. This technique senses the drain-to-source current, I<sub>DS</sub> for the flash memory cell. Reading a flash memory cell typically requires the application of 5 volts to the gate, 1 volt to the drain, and grounding the source terminal.

Thus, typical voltages required for flash memory applications include 5 volts for the read mode and 6 and 12 volts for both the

program and erase modes. In one embodiment, power for the flash memory device is provided by two sources. These sources include a  $V_{CC}$  line and a  $V_{PP}$  line. The  $V_{CC}$  line is the primary power source for the flash device. The supplemental voltage provided by supply line,  $V_{PP}$ , is typically needed only when writing or erasing the memory because of the higher voltages needed during those operations. In one embodiment,  $V_{CC}$  is approximately 5 volts.  $V_{PP}$ , however, might be 3.3, 5, or 12 volts.

Although 5 volts is a popular standard for  $V_{PP}$ , 3.3 volts is gaining in popularity. The variable stage charge pumps might be incorporated into the flash memory device in order to simplify external circuitry. To maximize the utility of a flash memory system, however, the variable stage charge pump must be able to generate approximately 5 volts, 9 volts, and 12 volts from either a 3.3 volt or 5 volt power supply.

Figure 2 illustrates the power supply circuitry for a flash memory including variable stage charge pumps for accommodating a 5 volt, 9 volt, and 12 volt voltage level from either a 3.3 volt or 5 volt power supply. The variable stage charge pumps are designed to exceed the nominal required voltages because its output is routed to a voltage regulator. In addition, reasonable power supply tolerances typically require that the circuitry function properly when the input voltage is within a given percentage of the nominal value (10%, for example). This means that the output voltage from the charge pumps must depend on  $V_{PP}$  input voltages of 3.3 volts  $\pm 10\%$  or 5 volts  $\pm 10\%$ . Assuming a 10% lower  $V_{PP}$  than nominal, this means that the flash power supply circuitry must be able to provide the proper voltage and current levels to the flash arrays from a  $V_{PP}$  of approximately 3.0 volts or 4.5 volts.

In this embodiment, two charge pumps (210, 220) are used to increase the internal node's voltages to different voltages during the read mode (5 volt charge pumps), the programming mode (12 volt and 9 volt charge pumps), and the erase mode (12 volt and 9 volt charge pumps). During the read mode when  $V_{CC} = 3.3$  volts, the wordlines must be pumped to 5 volts. The charge pumps are reconfigured

-11-

depending upon  $V_{PP}$  (e.g., 3.3 or 5 volts) and the mode of operation of the flash memory (e.g., programming and erase mode).

The stage control for the variable stage charge pumps 210 and 220 is determined by the operational mode (i.e., erase, read, or program) and by the V<sub>PP</sub> level. Level detectors 230, 231, and 232 determine V<sub>PP</sub> and V<sub>CC</sub> levels. 5/12 volt V<sub>PP</sub> detector 230 is used to determine whether V<sub>PP</sub> is at 5 volts or 12 volts. Detector 230 indicates a VPP of approximately 12 volts. Variable stage charge pump 220 is a high current variable stage charge pump used during the read, program, and erase operations. Variable stage charge pump 210 is a low current variable stage charge pump used in addition to charge pump 220 only during program and erase operations. The output of the VPP detectors is provided to circuitry 290 to select the appropriate erase and programming algorithms for the various VPP levels. These algorithms may vary depending upon VPP and VCC. Circuitry 290 controls the appropriate switches (e.g., switch 274) in accordance with the erase and programming algorithms. These switches are used, for example, for controlling power to charge pumps 210 and 220 and for selecting the appropriate source of power to be supplied to the flash memory array on lines 260 and 264.

The flash memory array power is provided by lines 260, and 262, and 264. Line 260 supplies either  $V_{PP}$  from  $V_{PP}$  pad 295 or 12 volts from charge pumps 210 and 220 to the gates of the flash cells. Line 264 supplies the appropriate voltage to the drains and sources during programming and erase operations. Line 262 supplies either 5 volts from charge pump 220 or  $V_{CC}$  to the flash memory device. Line 282 is used to enable or disable  $V_{CC}$  detector 232.

Voltage controlled oscillators (VCOs) 240 and 241 are used to drive associated charge pumps 210 and 220, respectively. V<sub>REF</sub> 270 is used to generate a reference voltage for the VCOs. The reference voltage and feedback from the output of charge pumps are used as control voltages by the VCOs to help control the output voltage of charge pumps 210 and 220. VCO 242 serves as a standby VCO when the flash

memory is in a standby mode. The flash memory draws considerably less current in the standby mode.

The high current and the low current variable stage charge pumps are reconfigured depending upon the operational mode and the nominally detected values of  $V_{PP}$  (i.e., 3.3 or 5 volts). Table 2 illustrates the configurations for variable stage charge pump 220 for different  $V_{PP}$ s and operational modes:

TABLE 2 - High Current Variable Stage Charge Pump (220)

| V <sub>PP</sub> |         | Mode   |       |
|-----------------|---------|--------|-------|
|                 | program | verify | erase |
| 5               | 18/3    | 18/3   | 18/3  |
| 3.3             | 18/3    | 18/3   | 9/6   |

Table 3 illustrates the configurations for variable stage charge pump 210 for different  $V_{PP}$ s and operational modes:

TABLE 3 - Low Current Variable Stage Charge Pump (210)

| V <sub>PP</sub> | Mode    |        |       |  |
|-----------------|---------|--------|-------|--|
|                 | program | verify | erase |  |
| 5               | 4/3     | 4/3    | 4/3   |  |
| 3.3             | 2/6     | 2/6    | 2/6   |  |

Thus in the embodiment illustrated in Figure 2, when V<sub>PP</sub> has a nominal value of 5 volts, variable stage charge pump 210 (the high current charge pump) is configured to have 18 parallel-coupled sets of stages, each set including 3 serially-coupled stages during the program, verify, and erase operational modes.

For the read mode, low current variable stage charge pump 220 is not used and can be turned off. During a read operation  $V_{PP}$  might be zero. Therefore if high current charge pump 220 is needed it will receive its power from  $V_{CC}$  instead of  $V_{PP}$  during the read mode. If  $V_{CC}$  is less than 4.0 volts (as determined by the 3/5 volt detector 232), then high current charge pump 220 is needed to provide 5 volts for the wordlines (i.e., gates of the flash memory cells) on line 262. In such a case, charge pump 220 is in the 18/3 configuration in this embodiment.

-13-

Otherwise,  $V_{CC}$  is presumed to be sufficient and line 262 is switched to provide the wordline voltage from  $V_{CC}$  instead of from charge pump 220 (which can be turned off because it is no longer required).

With respect to the embodiments presented above regarding flash memory circuitry, the variable stage charge pump circuitry might be manufactured within the same package as the flash memory array. Alternatively, the variable stage charge pump circuitry might be located external to the flash memory array package.

In the preceding detailed description, the invention is described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

-14-

#### CLAIMS

What is claimed is:

1. A variable stage charge pump comprising:

a first charge pump;

a second charge pump;

a first switch coupling an output of the first charge pump to an input of the second charge pump;

a second switch coupling an input of the first charge pump to the input of the second charge pump;

wherein the first and second charge pumps are series-coupled to a common output node when the first switch is in a first position and the second switch is in a second position, wherein the first and second charge pumps are parallel-coupled to the common output node when the first switch is in the second position and the second switch is in the first position.

- 2. The variable stage charge pump of claim 1 further comprising: a first diode-connected metal-oxide semiconductor field-effect transistor coupled between the output of the first charge pump and the common output node; and
- a second diode-connected metal-oxide semiconductor field-effect transistor coupled between an output of the second charge pump and the common output node.
- 3. The variable stage charge pump of claim 1 wherein the first and second switches further comprise low threshold voltage metal-oxide semiconductor transistors.
- 4. The variable stage charge pump of claim 1 wherein at least one of the first and second charge pumps includes a plurality of series-coupled stages.

-15-

- A variable stage charge pump comprising:
  - a first charge pump;
  - n charge pumps, wherein n is greater than one;
- n first switches each associated with one of the n charge pumps, each of n-1 first switches coupling an input of one of n-1 charge pumps to an output of a preceding charge pump of the n charge pumps, one first switch coupling the input of one of the n charge pumps and an output of the first charge pump;

n second switches, each second switch coupling the input of one of the n charge pumps and an input of the first charge pump;

wherein the first charge pump and a given charge pump of the *n* charge pumps are series-coupled to a common output node when the associated first switch with the given charge pump is in a first position and the associated second switch is in a second position, wherein the first charge pump and the given charge pump are parallel-coupled to the common output node when the associated first switch is in the second position and the associated second switch is in the first position.

6. The variable stage charge pump of claim 5 further comprising: a first diode-connected metal-oxide semiconductor field-effect transistor coupled between the output of the first charge pump and the common output node; and

*n* diode-connected metal-oxide semiconductor field-effect transistors, each coupled between an output of one of the *n* charge pumps and the common output node.

- 7. The variable stage charge pump of claim 5 wherein at least one of the n first and second switches further comprises a low threshold voltage metal-oxide semiconductor transistor.
- 8. The variable stage charge pump of claim 5 wherein at least one of the n+1 charge pumps includes a plurality of series-coupled stages.

-16-

- A memory device comprising:
   an array of memory cells;
  - a variable stage charge pump comprising:
    - a first charge pump;
    - a second charge pump;
- a first switch coupling an output of the first charge pump to an input of the second charge pump;
- a second switch coupling an input of the first charge pump to the input of the second charge pump;

wherein the first and second charge pumps are series-coupled to selected memory cells of the array of memory cells when the first switch is in a first position and the second switch is in a second position, wherein the first and second charge pumps are parallel-coupled to the selected memory cells when the first switch is in the second position and the second switch is in the first position.

- 10. The memory device of claim 9 wherein the array of memory cells includes nonvolatile memory cells comprising floating gate field effect transistors.
- 11. The memory device of claim 10 wherein the variable stage charge pump further comprises:
- a first diode-connected metal-oxide semiconductor field-effect transistor coupled between the output of the first charge pump and the common output node; and
- a second diode-connected metal-oxide semiconductor field-effect transistor coupled between an output of the second charge pump and the common output node.
- 12. The memory device of claim 10 wherein the first and second switches further comprise low threshold voltage metal-oxide semiconductor transistors.

-17-

- 13. The memory device of claim 10 wherein at least one of the first and second charge pumps includes a plurality of series-coupled stages.
- 14. A memory device comprising:

an array of memory cells;

a variable stage charge pump comprising:

a first charge pump;

n charge pumps, wherein n is greater than one;

n first switches each associated with one of the n charge pumps, each of n-1 first switches coupling an input of one of n-1 charge pumps to an output of a preceding charge pump of the n charge pumps, one first switch coupling the input of one of the n charge pumps and an output of the first charge pump;

n second switches, each second switch coupling the input of one of the n charge pumps and an input of the first charge pump;

wherein the first charge pump and a given charge pump of the *n* charge pumps are series-coupled to selected memory cells of the array of memory cells when the associated first switch with the given charge pump is in a first position and the associated second switch is in a second position, wherein the first charge pump and the given charge pump are parallel-coupled to the common output node when the associated first switch is in the second position and the associated second switch is in the first position.

- 15. The memory device of claim 14 wherein the array of memory cells includes nonvolatile memory cells comprising floating gate field effect transistors.
- 16. The memory device of claim 15 wherein the variable stage charge pump further comprises:


a first diode-connected metal-oxide semiconductor field-effect transistor coupled between the output of the first charge pump and the common output node; and


-18-

n diode-connected metal-oxide semiconductor field-effect transistors, each coupled between an output of one of the n charge pumps and the common output node.

- 17. The memory device of claim 15 wherein at least one of the *n* first and second switches further comprises a low threshold voltage metal-oxide semiconductor transistor.
- 18. The memory device of claim 15 wherein at least one of the n+1 charge pumps includes a plurality of series-coupled stages.







## INTERNATIONAL SEARCH REPORT

International application No. PCT/US96/15753

| IPC(6)<br>US CL                     | ASSIFICATION OF SUBJECT MATTER  :G11C 7/00, 11/34, 7/02  :Please See Extra Sheet. to International Patent Classification (IPC) or to bot                        | th national classification and IPC   |                   |
|-------------------------------------|---|--|-------------------|
| B. FIE                              | LDS SEARCHED  |  |                   |
| Minimum o                           | documentation searched (classification system follow  | ed by classification symbols)  |                   |
| U.S. :<br>327/534,                  | 365/226, 189.09, 207<br>536   |  |                   |
| Documenta<br>None                   | tion searched other than minimum documentation to t   | he extent that such documents are included in the fields search  | ed                |
| Electronic of APS, JP               |   | name of data base and, where practicable, search terms used  | <b>)</b>          |
| C. DOC                              | CUMENTS CONSIDERED TO BE RELEVANT   |  |                   |
| Category*                           | Citation of document, with indication, where a  | appropriate, of the relevant passages Relevant to claim  | m No.             |
| Y, E                                | US 5,579,274 A (Van Buskirk e<br>Cols. 1-2  | et al) 26 November 1996, 1   |                   |
| Υ, Ρ                                | US 5,553,030 A (Tedrow et al) (<br>3-6  | O3 September 1996, Cols. 1   |                   |
| Υ, Ρ                                | US 5,483,486 A (Javanifard e<br>Cols.18-19  | t al) 09 January 1996, 1   |                   |
|                                     |   |  |                   |
| Furth                               | er documents are listed in the continuation of Box (  | C. See patent family annex.  |                   |
| * Spe                               | ocial categories of cited documents:  | "I" later document published after the international filing date or pr<br>date and not in conflict with the application but cited to understan                         | niority<br>rd the |
|                                     | rement defining the general state of the art which is not considered be of particular relevance   | principle or theory underlying the invention   |                   |
| "E" car                             | tier document published on or after the international filing date   | "X" document of particular relevance; the claimed invention cann considered novel or cannot be considered to involve an inventive                                      | ot be<br>estep    |
| cite                                | nament which may throw doubts on priority chim(s) or which is<br>d to establish the publication date of another circuion or other<br>cial reason (as specified) | "Y" document of particular relevance; the claimed invention cann   |                   |
| "O" doc                             | nument referring to an oral disclosure, use, exhibition or other  | considered to involve an inventive step when the docume<br>combined with one or more other such documents, such combin<br>being obvious to a person skilled in the art |                   |
|                                     | document published prior to the international filing date but later than '&' document member of the same patent family the priority date claimed                |  |                   |
| Date of the a                       | actual completion of the international search ARY 1997  | Date of mailing of the international search report  3 1 JAN 1997   |                   |
| Name and m<br>Commission<br>Box PCT | sailing address of the ISA/US<br>her of Patents and Trademarks  | Authorized officer  Authorized officer  Authorized Officer   |                   |
| Washington,<br>Facsimile No         | , D.C. 20231  | Telephone No. (703) 368-4897   |                   |

## INTERNATIONAL SEARCH REPORT

International application No. PCT/US96/15753

| A. CLASSIFICATION OF SUBJECT MATTER:<br>US CL : |   |
|---|---|
| 365/226, 189.09, 207<br>327/534, 536            |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   | 1 |

Form PCT/ISA/210 (extra sheet)(July, 1992)★